

WHAT IS CLAIMED IS:

1 1. In a digital signal encoder for encoding first and second digital signals
2 at an encoding clock rate over a frequency band comprising a pilot frequency
3 component, a pilot frequency signal generator comprising:
4 a phase detector for generating a first output signal representing a phase
5 relationship between a two-state input reference signal and a rollover signal;
6 a digital loop filter for processing the first output signal to generate an offset
7 term;
8 a local phase generator for generating the rollover signal that is fed back to the
9 phase detector and for generating an output phase signal based upon the offset term;
10 and
11 a sinusoid generator for receiving the output phase signal and generating a
12 digital pilot frequency signal that is frequency locked to the input reference signal;
13 wherein the pilot frequency signal generator operates at a generator clock rate
14 that is substantially higher than the encoding clock rate.

1 2. The pilot frequency signal generator of claim 1, wherein the phase
2 detector comprises an up/down counter for outputting an indication of the phase
3 relationship between the rollover signal and reference signal.

1 3. The pilot frequency signal generator of claim 1, wherein the digital
2 loop filter comprises a proportional plus integrator digital filter for scaling the first
3 output signal to generate a sum of a linear term and an integrator term.

1 4. The pilot frequency signal generator of claim 3, wherein the
2 proportional plus integrator digital filter comprises a cascade of two programmable
3 stages.

1 5. The pilot frequency signal generator of claim 1, wherein the pilot
2 frequency signal generator is formed on a common substrate with a BTSC encoder
3 circuit.

1 6. The pilot frequency signal generator of claim 5, wherein the pilot
2 frequency signal generator is fabricated according to standard CMOS processing.

1 7. The pilot frequency signal generator of claim 1, further comprising a
2 down sampler for converting the digital pilot frequency signal to a converted signal
3 with an equal frequency having a sampling rate equal to the encoding clock rate.

1 8. The pilot frequency signal generator of claim 7, wherein a
2 compensating term is selectively added to the local phase generator output when the
3 generator clock rate is not an integer multiple of the encoding clock rate.

1 9. The pilot frequency signal generator of claim 1, wherein the digital
2 loop filter comprises a first saturator for limiting the value of the offset term.

1 10. A digital integrated circuit BTSC signal encoder for encoding audio
2 signals associated with a video signal, comprising:

3 (A) matrix means for receiving a first digital audio signal and a second
4 digital audio signal, comprising means for summing said first and second digital audio
5 signals and thereby generating a digital sum signal, and including means for
6 subtracting one of said first and second digital audio signals from the other of said
7 digital first and second digital audio signals and thereby generating a digital
8 difference signal;

9 (B) sum channel processing means for processing said digital sum signal;

10 (C) difference channel processing means for digitally processing said
11 digital difference signal; and

12 (D) a pilot generator for producing a digital sinusoid that is frequency-
13 locked to a two-state input reference signal whose repetition rate is equal to a
14 horizontal scan rate of the video signal;

15 wherein the sum channel processing means and the difference channel
16 processing means operate at a first sample rate to substantially match BTSC analog
17 filter transform functions in both magnitude and phase, and the pilot generator
18 operates at a second sample rate that is higher than the first sample rate.

1 11. The BTSC signal encoder of claim 10, wherein the pilot generator
2 comprises a counter, a digital loop filter, a pilot frequency offset adder, a phase
3 accumulator for generating a feedback signal and a phase signal, and a sinusoidal
4 generator, where the counter detects and outputs a phase relationship between the

5 input reference signal and the feedback signal, the digital loop filter generates an
6 offset value, the adder adjusts an expected pilot frequency by the offset value, and the
7 sinusoidal generator comprises a look-up table.

1 12. The BTSC signal encoder of claim 11, wherein the counter comprises a
2 four bit up/down counter and the digital loop filter comprises a digital filter for
3 scaling the counter output.

1 13. The BTSC signal encoder of claim 11, wherein the digital loop filter
2 comprises a first digital filter for programmably scaling the counter output to generate
3 a linear term, a second digital filter for programmably scaling and integrating the
4 counter output to generate an integrator term and an adder for summing the linear
5 term and the integrator term.

1 14. The BTSC signal encoder of claim 10, further comprising a
2 downsampler for converting the digital sinusoid from the second sample rate to the
3 first sample rate.

1 15. The BTSC signal encoder of claim 10, wherein the first sample rate is
2 at least substantially ten times the bandwidth of the first and second digital audio
3 signals.

1 16. A method for generating a digital sinusoid signal whose frequency
2 matches the repetition rate of an external reference signal using an internal clock
3 having a first predetermined rate, comprising:
4 applying a two-state digital reference signal and a feedback signal to a phase
5 detector, where the reference signal is periodic with a repetition rate equal to an
6 external reference frequency;
7 loop filtering the phase detector output to generate an offset value;
8 adding the offset value to an expected frequency of the digital sinusoid to
9 generate a pilot phase signal;
10 applying the pilot phase signal to a phase accumulator to generate the
11 feedback signal and a phase signal; and
12 retrieving a digital sinusoid signal corresponding to the phase signal.

1 17. The method of claim 16, further comprising downsampling the digital
2 sinusoid signal to a second predetermined rate by selecting a subset of the digital
3 sinusoid signal when the first predetermined rate is an integer multiple of the second
4 predetermined rate.

1 18. The method of claim 16, further comprising downsampling the digital
2 sinusoid signal to a second predetermined rate by selecting a subset of the digital
3 sinusoid signal and adding a compensating term to the phase accumulator output
4 when the first predetermined rate is not an integer multiple of the second
5 predetermined rate.

1 19. The method of claim 16, further comprising downsampling the digital
2 sinusoid signal to a second predetermined rate.

1 20. The method of claim 16, wherein the digital sinusoid signal is a BTSC
2 pilot subcarrier that is frequency locked to the horizontal scanning frequency of a
3 transmitted video signal.